Home Services Assets Clients Career      
                     
  Advisory Consulting Training Intellectual Property     E-Commerce Silicon Interfaces®  
a software and vlsi design center    
          Software      VLSI
  Front-end Verification Back-end Silicon Cores™ System
VLSI Designs: Back-end
 
 
Semi-Custom
•  ASIC and IPs
•  SOC
 
Full Custom
•  Analog & RF
•  Memory
 

 

OS Support:

      

 
Click here to contact Silicon Interfaces for VLSI Design Services.
  Semi Custom: First Encounter
  Full Custom
 •
 Cadence Virtuoso
 •
 Tanner Research L-EDIT Pro
  DRC, LVS
 •
 Cadence Assura
 •
 Cadence Diva/Dracula
 •
 Tanner Research L-EDIT Pro
 •
 Mentor Calibre
  Timing Analysis
 •
 Cadence SignalStorm
  Signal Integrity Check
 •
 Cadence CeltIC
 •
 Synopsys Primetime SI (Gate)
 •
 Synopsys Pathmill (Transistor)
  Extract
 •
 Cadence Assura /w Parasitic Extraction
  Post Layout
 •
 HSPICE
 •
 Orcad PSPICE Simulator
 
 
 
 •  USB2, 1394 and 802.11 a/b/g
 •  8 Bit 250 Msamples/Sec DAC
 •  100MS/s 8-bit Flash ADC
 •  8-bit 250MSPS Pipelined ADC
 •  400MHz Clock Synthesizer PLL (0.18u Logic Process)
 •  High Speed Line Driver
 •  Automatic Gain Control Circuit
 •  RFID Tags Layout
 •  Leaf Cells for Memory Compiler





VLSI Main Frontend  Verification  Backend  Silicon Cores  System
Site Map Offices Contact Us
Best viewed in IE 6.0 and above at 1024X768. Some trademarks, copyrights or patents may be restricted ownership based on geographical locations. All trademarks and copyrights or patents are acknowledged. Designed and maintained by Silicon Interfaces. Copyright © 1999 - 2009 Silicon Interfaces Private Limited, India. All rights reserved.
Privacy Statement & Terms of use Code of Conduct Environment Health and Safety