| VLSI Designs: Verification |
| |
| |
| FPGA: Test Bench &
VDL |
| • |
Verilog, VHDL, Vera,
E, PSL, SystemVerilog |
| • |
Prototypes &
Validations |
| |
| ASIC: High-level and
BFM Models |
| • |
SystemC Models |
| |
| Test Bench & VDL |
| Protocol, Assertion
or Property based |
| • |
eVC, PC, OVA or AIP,
VIP |
| Formal & Hybrid
Formal |
| Post Layout |
| SOC: System
Level Verification |
|
|
|
|
|
OS Support:
 
|
Click here to contact Silicon
Interfaces for VLSI Design Services.
|
|
 |
|
•
|
VCS and Vera |
|
•
|
Specman Elite |
|
•
|
Magellan |
|
•
|
Debussy (Novas), Vnavigator Transeda) STM proprietary C Language assembler/compiler
toolsets |
|
•
|
Hardware Accelerator Platforms (AXIS) |
| |
| |
| |
 |
| • |
Benchmarking
of VCS-MX 7.1 with Third party simulator |
| • |
VCS-MX
Interface with third party E tool |
| • |
USB OVA
AIP |
| • |
RapidIO
VIP |
| • |
OpenVera
RVM VIP |
| • |
Corporate
Application Engineering for VCS, IPX and Covermeter for Synopsys |
| • |
Verification
of Level 3 Mapper SDH/SONET Device |
| • |
Verification
of SAN Controller ASIC |
| • |
Verification
of Mainstream – H263/MPEG Video Codec |
|
|
|
